student version of tanner Free downloadgood to understand and simulate small circuits.
Tanner IC Work Flow
Tanner Tools are fully-integrated solutions consisting of tools for schematic entry, circuit simulation,waveform probing, full-custom layout editing, placement and routing, netlist extraction, LVS and design rule checking (DRC) verification.
There is a Student Version of L-Edit
availble through Tanner Research The student version runs on a PC
some other design tools
Tanner EDA V13.0
Give your designers a seamless, efficient path from design capture through verification. Tanner EDA tools for analog and mixed-signal IC design enable faster time to market, lower costs, fewer risks, and shorter design cycles. You can implement a complete, integrated design flow with Tanner EDA’s HiPer Silicon.
HiPer Silicon is a complete IC design suite that encompasses schematic capture, circuit simulation, waveform probing, physical layout, foundry-compatible DRC, and verification. It can increase your productivity and speed your design from concept to silicon. HiPer Silicon includes S-Edit, T-Spice, L-Edit, and HiPer Verify. Each tool has been significantly enhanced in the past year.
S-Edit enables schematic capture for the most complex full custom IC design. This easy-to-use Windows®-based design environment for schematic capture integrates tightly with Tanner EDA’s simulation, physical layout, and verification tools.
New features in S-Edit include:
Search for nets, instances, and objects through the hierarchy with filtering and optionally replace or modify them.
Efficiently traverse design hierarchy with top-down and bottom-up hierarchical view.
Drag and drop instances directly from the library browser to speed through your design.
Structural Verilog can be imported into S-Edit as a netlist.
T-Spice lets engineers simulate key blocks during the design process. It puts you in control of simulation jobs with an easy-to-use graphical interface and a faster, more intuitive design environment. T-Spice delivers highly accurate results by supporting the latest foundry, transistor, and behavioral models, with its new multithreading capability for faster runtimes, you will speed your design from concept to silicon faster than ever.
T-Spice includes the following new features:
The Verilog-A feature of T-Spice allows designers to describe and simulate analog circuits behaviorally. For analog designers, Verilog-A enables a top-down approach to circuit design, and allows co-simulation between behavioral blocks and device level analog SPICE netlists. For process developers especially TFT and MEMS process, Verilog-A provides an efficient language for describing device behavior, which is portable across simulators.
T-Spice is compliant with all Verilog-A specifications in the latest standard Verilog-AMS LRM (Language Reference Manual) version 2.2, passes the Compact Model Council test suite, and is fully compatible with Spectre®, H-Spice®, and SmartSpice®.
User Interface Improvements
Simulations now operate on the active Spice file. Filenames of output files are auto-generated from the input filename, and can be optionally placed in a new folder with a time stamped name each time the simulation is run. This allows input files or result files to be easily compared in W-Edit or a 3rd party differencing program.
L-Edit enables analog/mixed-signal designers to automate the layout of similar circuits for different ICs. It meets your needs by combining the fastest rendering available with powerful features. You can get started with minimal training, and draw and edit quickly with fewer keystrokes and mouse clicks than in other layout tools.
X-Ref cells, or externally referenced cells, now point directly to the final target cell in a chain of references. This eliminates the need for multiple copies of X-Ref cells that can occur when libraries with multiple reference levels are used.
Flylines are automatically updated when moving instances.
Pins in the SDL Navigator can be viewed by net or by instance.
Existing geometry and geometry that has been added manually can be marked as part of a specific net allowing selection and rip-up of geometry by net.
Structural Verilog can be imported into SDL as a netlist.
Wires can have fillets added that retain equal width.
Fillets can be added to curved objects such as a torus and multiple edges are considered as a single edge when adding a fillet/chamfer for curved objects that have been converted to all-angle objects.
Starting in v13.1, Extract Standard will be much faster but it will still only produce flat netlists. Also, the block (sub-circuit) extract feature of Extract Standard will be discontinued in v13.1 because HiPer Verify now has true hierarchical netlist extraction.
HiPer Verify runs Calibre® and Dracula® rule sets hierarchically and natively, and it tightly integrates into the L-Edit environment, allowing design rule violations to be identified and repaired early before they become a major problem.
All-angle hierarchical Calibre compatible netlist extraction
HiPer Verify can extract a hierarchical spice netlist from layout using a Calibre format command file, with performance significantly faster than Tanner Extract Standard. HiPer Verify provides default property computations for built-in devices or user code may be written to compute custom properties from a set of pin and auxiliary layers. User-defined devices (sub-circuits) may also be specified.
HiPer PX is a 3D physics-based parasitic extraction tool that extracts devices and creates compact and accurate RC models for interconnects up to a user-defined signal frequency. HiPer PX uses a fast and comprehensive interpolation method or an efficient boundary-element method for capacitance extraction and an efficient finite-element method to accurately extract interconnect resistances.
Extracts 2D interconnect resistance and capacitance for fast extraction times and 3D RC for more accurate parasitic extraction.
Output is a simulation-ready SPICE netlist of devices and RC parasitics.
Supports reduction of RC networks based on a user-specified time constant.
MEMS Design: L-Edit MEMS
Tools L-Edit MEMS solution provides unsurpassed capabilities
for MEMS designs on the Windows® platform.
algorithm for all curved objects
resolution EPS output
AutoCAD DXF input/output compatibility
Complex Boolean and derived layer operations can be performed with arbitrary polygonal curves & shapes. Complex shapes with non-standard "holes" and openings are simple to create and manipulate. For example, Boolean operations ease mechanical reliefs and DRIE curved etch patterns while maintaining the actual design geometries on separate layers.
Complete layer visualization
With L-Edit, MEMS designers can easily see overlapping polygons, curves, and other geometries, removing any uncertainty in the design process. Rendering and design redraw times are minimal, with complete control over the display interaction between each layer.
This new capability is indispensable for error checking MEMS structures composed of non-standard curves and geometries. L-Edit design rule checking can be set to flag your custom process tolerances, as well as to flag for objects with too many vertices, resolving problems with curve fracturing in manufacture.
Robust algorithm for all curved objects
See your actual MEMS designs prior to the mask making process. This new user controllable "snap to manufacturing grid" improves curve rendition for pies, tori and circles and all other curves, eliminating any approximation errors and unexpected surprises.
High resolution EPS output
For designers using a 10X stepper process, the L-Edit postscript output macro enables low cost transparency 10X-masks to
be output for commercial print houses. There’s no need to use other software for EPS output. Just choose the layers
you want to output, designate a clear field and dark field and you’re done.
FullAutoCAD DXF input/output compatibility
L-Edit let’s you read and write AutoCAD’s DXF file format directly from the L-Edit menu, so you never have to leave the program. L-Edit also supports the industry standard GDSII format for fabrication ready file output.