suchitav.com

A 130 mW 100 MS s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction


FREE-DOWNLOAD A Panigada… – Solid-State Circuits, research Journal of, 2009

Abstract—This paper presents a pipelined ADC with two fully integrated digital background calibration
techniques: harmonic distortion correction (HDC) to compensate for residue amplifier gain error
and nonlinearity and DAC noise cancellation (DNC) to compensate for DAC capacitor





Related

COMMENT suchitwa, vlsi







EDUCATION

INSURANCE


CONTACT
FAVORITE
SITEMAP
VLSI COMPANIES IN BANGALORE
VLSI INTERVIEW QUESTION RFSIR.COM