suchitav.com

A 12-bit 200-MHz CMOS ADC


FREE-DOWNLOAD BD Sahoo… – research J. Solid-State Circuits, 2009

A pipelined ADC incorporates a blind LMS calibra- tion algorithm to correct for capacitor
mismatches, residue gain error, and op amp nonlinearity. The calibration applies 128 levels
and their perturbed values, computing 128 local errors across the input range and driving





Related

COMMENT suchitwa, vlsi







EDUCATION

INSURANCE


CONTACT
FAVORITE
SITEMAP
VLSI COMPANIES IN BANGALORE
VLSI INTERVIEW QUESTION RFSIR.COM