suchitav.com

A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure


FREE-DOWNLOAD CC Liu, SJ Chang, GY Huang… – Solid-State Circuits, research …, 2010
Abstract—This paper presents a low-power 10-bit 50-MS/s suc- cessive approximation register
(SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching
procedure. Compared to converters that use the conventional procedure, the average





Related

COMMENT suchitwa, vlsi







EDUCATION

INSURANCE


CONTACT
FAVORITE
SITEMAP
VLSI COMPANIES IN BANGALORE
VLSI INTERVIEW QUESTION RFSIR.COM